


## VIPer20/SP/DIP VIPer20A/ASP/ADIP

## SMPS PRIMARY I.C.

TYPE	V <sub>DSS</sub>	I <sub>n</sub>	R <sub>DS(on)</sub>
VIPer20/SP/DIP	620V	0.5 A	16 Ω
VIPer20A/ASP/ADIP	700V	0.5 A	18 Ω


- ADJUSTABLE SWITCHING FREQUENCY UP TO 200 kHz
- CURRENT MODE CONTROL
- SOFT START AND SHUT DOWN CONTROL
- AUTOMATIC BURST MODE OPERATION IN STAND-BY CONDITION ABLE TO MEET "BLUE ANGEL" NORM (<1W TOTAL POWER CONSUMPTION)
- INTERNALLY TRIMMED ZENER REFERENCE
- UNDERVOLTAGE LOCK-OUT WITH HYSTERESIS
- INTEGRATED START-UP SUPPLY
- ■AVALANCHE RUGGED
- OVERTEMPERATURE PROTECTION
- LOW STAND-BY CURRENT
- ADJUSTABLE CURRENT LIMITATION



#### DESCRIPTION

VIPer20/20A, made using VIPower M0 Technology, combines on the same silicon chip a state-of-the-art PWM circuit together with an optimized high voltage avalanche rugged Vertical Power MOSFET (620V or 700V / 0.5A).

Typical applications cover off line power supplies with a secondary power capability of 10W in wide range condition and 20W in single range or with doubler configuration. It is compatible from both primary or secondary regulation loop despite using around 50% less components when compared with a discrete solution. Burst mode operation is an additional feature of this device, offering the possibility to operate in stand-by mode without extra components.



#### **BLOCK DIAGRAM**


#### **ABSOLUTE MAXIMUM RATING**

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Continuous Drain-Source Voltage (T <sub>j</sub> =25 to 125°C) for VIPer20/SP/DIP	-0.3 to 620	V
20		-0.3 to 700	V
I <sub>D</sub>	Maximum Current	Internally limited	A
V <sub>DD</sub>	Supply Voltage	0 to 15	V
V <sub>OSC</sub>	Voltage Range Input	0 to V <sub>DD</sub>	V
V <sub>COMP</sub>	Voltage Range Input	0 to 5	V
ICOMP	Maximum Continuous Current	± 2	mA
V <sub>esd</sub>	Electrostatic Discharge (R =1.5kΩ; C=100pF)	4000	V
I <sub>D(AR)</sub>		0.5 0.4	A
P <sub>tot</sub>	Power Dissipation at T <sub>c</sub> =25°C	57	W
Tj	Junction Operating Temperature	Internally limited	°C
T <sub>stg</sub>	Storage Temperature	-65 to 150	°C


#### THERMAL DATA

Symbol	Parameter		PENTAWATT	PowerSO-10 <sup>TM</sup> (*)	DIP-8	Unit
R <sub>thj-pin</sub>	Thermal Resistance Junction-pin	Max			20	°C/W
R <sub>thj-case</sub>	Thermal Resistance Junction-case	Max	2.0	2.0		°C/W
R <sub>thj-amb.</sub>	Thermal Resistance Ambient-case	Max	70	60	35 (#)	°C/W

(\*) When mounted using the minimum recommended pad size on FR-4 board.
 (#) On multylayer PCB.
 CONNECTION DIAGRAMS (Top View)



#### CURRENT AND VOLTAGE CONVENTIONS



57

#### VIPer20/SP/DIP - VIPer20A/ASP/ADIP

#### **ORDERING NUMBERS**

	PENTAWATT HV	PENTAWATT HV (022Y)	PowerSO-10 <sup>™</sup>	DIP-8
ĺ	VIPer20	VIPer20 (022Y)	VIPer20SP	VIPer20DIP
	VIPer20A	VIPer20A (022Y)	VIPer20ASP	VIPer20ADIP

#### PINS FUNCTIONAL DESCRIPTION

#### **DRAIN PIN:**

Integrated Power MOSFET drain pin. It provides internal bias current during start-up via an integrated high voltage current source which is switched off during normal operation. The device is able to handle an unclamped current during its normal operation, assuring self protection against voltage surges, PCB stray inductance, and allowing a snubberless operation for low output power.

#### SOURCE Pin:

Power MOSFET source pin. Primary side circuit common ground connection.

#### VDD Pin:

This pin provides two functions:

- It corresponds to the low voltage supply of the control part of the circuit. If V<sub>DD</sub> goes below 8V, the start-up current source is activated and the output power MOSFET is switched off until the V<sub>DD</sub> voltage reaches 11V. During this phase, the internal current consumption is reduced, the V<sub>DD</sub> pin sources a current of about 2mA and the COMP pin is shorted to ground. After that, the current source is shut down, and the device tries to start up by switching again.
- This pin is also connected to the error amplifier, in order to allow primary as well as secondary regulation configurations. In case of primary regulation, an internal 13V trimmed reference voltage is used to maintain  $V_{DD}$  at 13V. For secondary regulation, a voltage between 8.5V and 12.5V will be put on  $V_{DD}$  pin by transformer design, in order to stick the output of the transconductance amplifier to the high state. The COMP pin behaves as a constant current

source, and can easily be connected to the output of an optocoupler. Note that any overvoltage due to regulation loop failure is still detected by the error amplifier through the  $V_{DD}$  voltage, which cannot overpass 13V. The output voltage will be somewhat higher than the nominal one, but still under control.

#### COMP PIN:

This pin provides two functions:

- It is the output of the error transconductance amplifier, and allows for the connection of a compensation network to provide the desired transfer function of the regulation loop. Its bandwidth can easily be adjusted to the needed value with usual components value. As stated above, secondary regulation configurations are also implemented through the COMP pin.
- When the COMP voltage goes below 0.5V, the shut-down of the circuit occurs, with a zero duty cycle for the power MOSFET. This feature can be used to switch off the converter, and is automatically activated by the regulation loop (whatever is the configuration) to provide a burst mode operation in case of negligible output power or open load condition.

#### OSC PIN:

An  $R_t$ - $C_t$  network must be connected on that pin to define the switching frequency. Note that despite the connection of  $R_t$  to  $V_{DD}$ , no significant frequency change occurs for  $V_{DD}$  varying from 8V to 15V. It also provides a synchronization capability, when connected to an external frequency source.

#### **AVALANCHE CHARACTERISTICS**

Symbol	Parameter		Max Value	Unit
I <sub>D(AR)</sub>	Avalanche Current, Repetitive or Not Repetitive (pulse widht limited by $T_j max$ ; $\delta < 1\%$ ) for VIPer20/SP/DIP for VIPer20A/ASP/ADIP	(see fig.12)	0.5 0.4	A A
$E_{(ar)}$	Single Pulse Avalanche Energy (starting $T_j = 25^{\circ}C$ , $I_D = I_D(ar)$ )	(see fig.12)	10	mJ

# **ELECTRICAL CHARACTERISTICS** ( $T_j$ =25°C; $V_{DD}$ =13V, unless otherwise specified) POWER SECTION

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
BV <sub>DSS</sub>	Drain-Source Voltage	I <sub>D</sub> =1mA; V <sub>COMP</sub> =0V for <b>VIPer20/SP/DIP</b>	620			V
		for VIPer20A/ASP/ADIP (see fig.5)	700			V
I <sub>DSS</sub>	Off-State Drain Current	$V_{COMP}=0V; T_{j}=125^{\circ}C$ $V_{DS}=620V \text{ for } VIPer20/SP/DIP$ $V_{DS}=700V \text{ for } VIPer20A/ASP/ADIP$			1.0 1.0	mA mA
R <sub>DS(on)</sub>	Static Drain-Source On Resistance	$I_{D}=0.4A$ for VIPer20/SP/DIP for VIPer20A/ASP/ADIP $I_{D}=0.4A; T_{j}=100^{\circ}C$ for VIPer20/SP/DIP for VIPer20A/ASP/ADIP		13.5 15.5	16 18 29 32	Ω Ω Ω
t <sub>f</sub>	Fall Time	I <sub>D</sub> =0.2A; V <sub>IN</sub> =300V (1) (See fig. 3)		100		ns
t <sub>r</sub>	Rise Time	I <sub>D</sub> =.4A; V <sub>IN</sub> =300V (1) (See fig. 3)		50		ns
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> =25V		90		pF

#### (1) On Inductive Load, Clamped. SUPPLY SECTION

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
I <sub>DDch</sub>	Start-Up Charging Current	V <sub>DD</sub> =5V; V <sub>DS</sub> =35V (see fig. 2 and fig. 15)		-2		mA
I <sub>DD0</sub>	Operating Supply Current	V <sub>DD</sub> =12V; F <sub>SW</sub> =0kHz (see fig. 2)		12	16	mA
I <sub>DD1</sub>	Operating Supply Current	V <sub>DD</sub> =12V; F <sub>sw</sub> =100kHz		13		mA
I <sub>DD2</sub>	Operating Supply Current	V <sub>DD</sub> =12V; F <sub>sw</sub> =200kHz		14		mA
V <sub>DDoff</sub>	Undervoltage Shutdown	(See fig. 2)	7.5	8	9	V
V <sub>DDon</sub>	Undervoltage Reset	(See fig. 2)		11	12	V
V <sub>DDhyst</sub>	Hysteresis Start-up	(See fig. 2)	2.4	3		V

#### VIPer20/SP/DIP - VIPer20A/ASP/ADIP

### ELECTRICAL CHARACTERISTICS (continued)

#### OSCILLATOR SECTION

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
F <sub>SW</sub>	Oscillator Frequency Total Variation	$R_{t}$ =8.2KΩ; $C_{t}$ =2.4nF V <sub>DD</sub> =9 to 15V; with $R_{t}$ ± 1%; $C_{t}$ ± 5% (see fig. 6 and fig. 9)	90	100	110	kHz
V <sub>OSCih</sub>	Oscillator Peak Voltage			7.1		V
V <sub>OSCil</sub>	Oscillator Valley Voltage			3.7		V

#### ERROR AMPLIFIER SECTION

Symbol	Parameter	Test Condition	S	Min	Тур	Max	Unit
V <sub>DDreg</sub>	V <sub>DD</sub> Regulation Point	I <sub>COMP</sub> =0mA	(see fig. 1)	12.6	13	13.4	V
$\Delta V_{DDreg}$	Total Variation	T <sub>j</sub> =0 to 100°C			2		%
G <sub>BW</sub>	Unity Gain Bandwidth	From Input =V <sub>DD</sub> to Output COMP pin is open	= V <sub>COMP</sub> (see fig. 10)		150		kHz
A <sub>VOL</sub>	Open Loop Voltage Gain	COMP pin is open	(see fig. 10)	45	52		dB
G <sub>m</sub>	DC Transconductance	V <sub>COMP</sub> =2.5V	(see fig. 1)	1.1	1.5	1.9	mA/V
V <sub>COMPLO</sub>	Output Low Level	I <sub>COMP</sub> = -400µA; V <sub>DD</sub> =14V			0.2		V
V <sub>COMPHI</sub>	Output High Level	I <sub>COMP</sub> =400µA; V <sub>DD</sub> =12V			4.5		V
ICOMPLO	Output Low Current Capability	V <sub>COMP</sub> =2.5V; V <sub>DD</sub> =14V			-600		μA
I <sub>COMPHI</sub>	Output High Current Capability	V <sub>COMP</sub> =2.5V; V <sub>DD</sub> =12V			600		μA

#### PWM COMPARATOR SECTION

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
H <sub>ID</sub>	$\Delta V_{COMP} / \Delta I_{DPEAK}$	V <sub>COMP</sub> =1 to 3 V	4.2	6	7.8	V/A
V <sub>COMPoff</sub>	V <sub>COMP</sub> Offset	I <sub>DPEAK</sub> =10mA		0.5		V
I <sub>Dpeak</sub>	Peak Current Limitation	V <sub>DD</sub> =12V; COMP pin open	0.5	0.67	0.9	А
t <sub>d</sub>	Current Sense Delay to Turn-Off	I <sub>D</sub> =1A		250		ns
t <sub>b</sub>	Blanking Time			250	360	ns
t <sub>on(min)</sub>	Minimum On Time			350		ns

#### SHUTDOWN AND OVERTEMPERATURE SECTION

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V <sub>COMPth</sub>	Restart Threshold	(see fig. 4)		0.5		V
t <sub>DISsu</sub>	Disable Set Up Time	(see fig. 4)		1.7	5	μs
T <sub>tsd</sub>	Thermal Shutdown Temperature	(See fig. 8)	140	170	190	°C
T <sub>hyst</sub>	Thermal Shutdown Hysteresis	(See fig. 8)		40		°C

57