

August 1986 Revised March 2000

DM74LS90 Decade and Binary Counters

General Description

Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter for which the count cycle length is divide-by-five for the DM74LS90.

All of these counters have a gated zero reset and the DM74LS90 also has gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade or four bit binary), the B input is connected to the Q_A output. The input count pulses are applied to input A and the outputs are as described in the appropriate truth table. A symmetrical divide-by-ten count can be obtained from the DM74LS90 counters by connecting the Q_D output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output Q_A .

Features


- Typical power dissipation 45 mW
- Count frequency 42 MHz

Ordering Code:

Order Number	Package Number	Package Description
DM74LS90M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
DM74LS90N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Reset/Count Truth Table

Reset Inputs			Output				
R0(1)	R0(2)	R9(1)	R9(2)	Q_D	Q _C	Q _B	Q_A
Н	Н	L	Х	L	L	L	L
Н	Н	Χ	L	L	L	L	L
Х	X	Н	Н	Н	L	L	Н
Х	L	Χ	L	COUNT			
L	X	L	X	COUNT			
L	X	X	L	COUNT			
Х	L	L	Χ	COUNT			

Function Tables

BCD Count Sequence (Note 1)

Count	Output				
	Q_D	Q _C	Q _B	Q _A	
0	L	L	L	L	
1	L	L	L	Н	
2	L	L	Н	L	
3	L	L	Н	Н	
4	L	Н	L	L	
5	L	Н	L	Н	
6	L	Н	Н	L	
7	L	Н	Н	Н	
8	Н	L	L	L	
9	Н	L	L	Н	

Bi-Quinary (5-2) (Note 2)

Count	Output				
	Q _A	Q _D	Q _C	Q _B	
0	L	L	L	L	
1	L	L	L	Н	
2	L	L	Н	L	
3	L	L	Н	Н	
4	L	Н	L	L	
5	Н	L	L	L	
6	Н	L	L	Н	
7	Н	L	Н	L	
8	Н	L	Н	Н	
9	Н	Н	L	L	


H = HIGH Level L = LOW Level X = Don't Care

Note 1: Output $\mathbf{Q}_{\mathbf{A}}$ is connected to input B for BCD count.

Note 2: Output $\mathbf{Q}_{\mathbf{D}}$ is connected to input A for bi-quinary count.

Note 3: Output $\mathbf{Q}_{\mathbf{A}}$ is connected to input \mathbf{B} .

Logic Diagram



The J and K inputs shown without connection are for reference only and are functionally at a high level.