




STP3NK80Z - STF3NK80Z STD3NK80Z - STD3NK80Z-1

N-CHANNEL 800V - 3.8Ω - 2.5A TO-220/FP/DPAK/IPAK
Zener-Protected SuperMESH™ Power MOSFET

TYPE	V _{DSS}	R _{DS(on)}	I _D	P _w
STP3NK80Z	800 V	< 4.5 Ω	2.5 A	70 W
STF3NK80Z	800 V	< 4.5 Ω	2.5 A	25 W
STD3NK80Z	800 V	< 4.5 Ω	2.5 A	70 W
STD3NK80Z-1	800 V	< 4.5 Ω	2.5 A	70 W

- TYPICAL R_{DS(on)} = 3.8 Ω
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEATABILITY




DESCRIPTION

The SuperMESH™ series is obtained through an extreme optimization of ST's well established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh™ products.

APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- IDEAL FOR OFF-LINE POWER SUPPLIES, ADAPTORS AND PFC
- LIGHTING

INTERNAL SCHEMATIC DIAGRAM



ORDERING INFORMATION

SALES TYPE	MARKING	PACKAGE	PACKAGING
STP3NK80Z	P3NK80Z	TO-220	TUBE
STF3NK80Z	F3NK80Z	TO-220FP	TUBE
STD3NK80ZT4	D3NK80Z	DPAK	TAPE & REEL
STD3NK80Z-1	D3NK80Z	IPAK	TUBE

STP3NK80Z - STF3NK80Z - STD3NK80Z - STD3NK80Z-1

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value			Unit
		STP3NK80Z	STF3NK80Z	STD3NK80Z STD3NK80Z-1	
V _{DS}	Drain-source Voltage (V _{GS} = 0)	800			V
V _{DGR}	Drain-gate Voltage (R _{GS} = 20 kΩ)	800			V
V _{GS}	Gate- source Voltage	± 30			V
I _D	Drain Current (continuous) at T _C = 25°C	2.5	2.5 (*)	2.5	A
I _D	Drain Current (continuous) at T _C = 100°C	1.57	1.57 (*)	1.57	A
I _{DM} (•)	Drain Current (pulsed)	10	10 (*)	10	A
P _{TOT}	Total Dissipation at T _C = 25°C	70	25	70	W
	Derating Factor	0.56	0.2	0.56	W/°C
V _{ESD(G-S)}	Gate source ESD(HBM-C=100pF, R=1.5KΩ)	2			KV
dv/dt (1)	Peak Diode Recovery voltage slope	4.5			V/ns
V _{ISO}	Insulation Withstand Voltage (DC)	-	2500	-	V
T _j T _{stg}	Operating Junction Temperature Storage Temperature	-55 to 150			°C

(•) Pulse width limited by safe operating area

(1) I_{SD} ≤ 2.5A, di/dt ≤ 200 A/μs, V_{DD} ≤ V(BR)DSS, T_j ≤ T_{JMAX}.

(*) Limited only by maximum temperature allowed

THERMAL DATA

		TO-220	TO-220FP	DPAK IPAK	
R _{thj-case}	Thermal Resistance Junction-case Max	1.78	5	1.78	°C/W
R _{thj-amb}	Thermal Resistance Junction-ambient Max	62.5		100	°C/W
T _l	Maximum Lead Temperature For Soldering Purpose	300			°C

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T _j max)	2.5	A
E _{AS}	Single Pulse Avalanche Energy (starting T _j = 25 °C, I _D = I _{AR} , V _{DD} = 50 V)	170	mJ

GATE-SOURCE ZENER DIODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
BV _{GSO}	Gate-Source Breakdown Voltage	I _{gs} = ± 1mA (Open Drain)	30			V

PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

STP3NK80Z - STF3NK80Z - STD3NK80Z - STD3NK80Z-1

ELECTRICAL CHARACTERISTICS (T_{CASE} = 25°C UNLESS OTHERWISE SPECIFIED) ON/OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	I _D = 1 mA, V _{GS} = 0	800			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V _{DS} = Max Rating V _{DS} = Max Rating, T _C = 125 °C			1 50	μA μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 20V			±10	μA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 50 μA	3	3.75	4.5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10V, I _D = 1.25 A		3.8	4.5	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g _{fs} (1)	Forward Transconductance	V _{DS} = 15 V, I _D = 1.25 A		2.1		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} = 25V, f = 1 MHz, V _{GS} = 0		485 57 11		pF pF pF
C _{oss eq.} (3)	Equivalent Output Capacitance	V _{GS} = 0V, V _{DS} = 0V to 640V		22		pF
t _{d(on)} t _r t _{d(off)} t _f	Turn-on Delay Time Rise Time Turn-off Delay Time Fall Time	V _{DD} = 400 V, I _D = 1.25 A R _G = 4.7Ω V _{GS} = 10 V (Resistive Load see, Figure 3)		17 27 36 40		ns ns ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V _{DD} = 640 V, I _D = 2.5 A, V _{GS} = 10 V		19 3.2 10.8		nC nC nC

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I _{SD} I _{SDM} (2)	Source-drain Current Source-drain Current (pulsed)				2.5 10	A A
V _{SD} (1)	Forward On Voltage	I _{SD} = 2.5 A, V _{GS} = 0			1.6	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	I _{SD} = 2.5 A, di/dt = 100 A/μs V _{DD} = 50 V, T _j = 25°C (see test circuit, Figure 5)		384 1600 8.4		ns nC A
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	I _{SD} = 2.5 A, di/dt = 100 A/μs V _{DD} = 50 V, T _j = 150°C (see test circuit, Figure 5)		474 2100 8.8		ns nC A

Note: 1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
 2. Pulse width limited by safe operating area.
 3. C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.