

# SN74LS373, SN74LS374



ON Semiconductor

<http://onsemi.com>

## Octal Transparent Latch with 3-State Outputs; Octal D-Type Flip-Flop with 3-State Output

The SN74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable ( $\overline{OE}$ ) is LOW. When  $\overline{OE}$  is HIGH the bus output is in the high impedance state.

The SN74LS374 is a high-speed, low-power Octal D-type Flip-Flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (OE) is common to all flip-flops. The SN74LS374 is manufactured using advanced Low Power Schottky technology and is compatible with all ON Semiconductor TTL families.




- Eight Latches in a Single Package
- 3-State Outputs for Bus Interfacing
- Hysteresis on Latch Enable
- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- Hysteresis on Clock Input to Improve Noise Margin
- Input Clamp Diodes Limit High Speed Termination Effects

### GUARANTEED OPERATING RANGES

Symbol	Parameter	Min	Typ	Max	Unit
$V_{CC}$	Supply Voltage	4.75	5.0	5.25	V
$T_A$	Operating Ambient Temperature Range	0	25	70	°C
$I_{OH}$	Output Current - High			-2.6	mA
$I_{OL}$	Output Current - Low			24	mA

LOW  
POWER  
SCHOTTKY

### MARKING DIAGRAMS





x = 3 or 4  
A = Assembly Location  
WL = Wafer Lot  
YY = Year  
WW = Work Week

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

# SN74LS373, SN74LS374

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:  
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

## PIN NAMES

D<sub>0</sub> - D<sub>7</sub> Data Inputs  
 LE Latch Enable (Active HIGH) Input  
 CP Clock (Active HIGH Going Edge) Input  
 $\overline{O}E$  Output Enable (Active LOW) Input  
 O<sub>0</sub> - O<sub>7</sub> Outputs

## NOTES:

a) 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

## LOADING (Note a)

	HIGH	LOW
D <sub>0</sub> - D <sub>7</sub>	0.5 U.L.	0.25 U.L.
LE	0.5 U.L.	0.25 U.L.
CP	0.5 U.L.	0.25 U.L.
$\overline{O}E$	0.5 U.L.	0.25 U.L.
O <sub>0</sub> - O <sub>7</sub>	65 U.L.	15 U.L.

## TRUTH TABLE

### LS373

D <sub>n</sub>	LE	$\overline{O}E$	O <sub>n</sub>
H	H	L	H
L	H	L	L
X	L	L	Q <sub>0</sub>
X	X	H	Z*

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Immaterial  
 Z = High Impedance

### LS374


D <sub>n</sub>	LE	$\overline{O}E$	O <sub>n</sub>
H		L	H
L		L	L
X	X	H	Z*

\* Note: Contents of flip-flops unaffected by the state of the Output Enable input ( $\overline{O}E$ ).


# SN74LS373, SN74LS374

## LOGIC DIAGRAMS

### SN74LS373



### SN74LS374



### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
$V_{IH}$	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
$V_{IL}$	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
$V_{IK}$	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = \text{MIN}$ , $I_{IN} = -18 \text{ mA}$
$V_{OH}$	Output HIGH Voltage	2.4	3.1		V	$V_{CC} = \text{MIN}$ , $I_{OH} = \text{MAX}$ , $V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table
$V_{OL}$	Output LOW Voltage		0.25	0.4	V	$V_{CC} = V_{CC} \text{ MIN}$ , $V_{IN} = V_{IL}$ or $V_{IH}$ per Truth Table
			0.35	0.5	V	
$I_{OZH}$	Output Off Current HIGH			20	$\mu\text{A}$	$V_{CC} = \text{MAX}$ , $V_{OUT} = 2.7 \text{ V}$
$I_{OZL}$	Output Off Current LOW			-20	$\mu\text{A}$	$V_{CC} = \text{MAX}$ , $V_{OUT} = 0.4 \text{ V}$
$I_{IH}$	Input HIGH Current			20	$\mu\text{A}$	$V_{CC} = \text{MAX}$ , $V_{IN} = 2.7 \text{ V}$
				0.1	mA	$V_{CC} = \text{MAX}$ , $V_{IN} = 7.0 \text{ V}$
$I_{IL}$	Input LOW Current			-0.4	mA	$V_{CC} = \text{MAX}$ , $V_{IN} = 0.4 \text{ V}$
$I_{OS}$	Short Circuit Current (Note 1)	-30		-130	mA	$V_{CC} = \text{MAX}$
$I_{CC}$	Power Supply Current			40	mA	$V_{CC} = \text{MAX}$

1. Not more than one output should be shorted at a time, nor for more than 1 second.

# SN74LS373, SN74LS374

## AC CHARACTERISTICS (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0 V)

Symbol	Parameter	Limits						Unit	Test Conditions
		LS373			LS374				
		Min	Typ	Max	Min	Typ	Max		
f <sub>MAX</sub>	Maximum Clock Frequency				35	50		MHz	C <sub>L</sub> = 45 pF, R <sub>L</sub> = 667 Ω
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, Data to Output		12 12	18 18				ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Clock or Enable to Output		20 18	30 30		15 19	28 28	ns	
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time		15 25	28 36		20 21	28 28	ns	
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time		12 15	20 25		12 15	20 25	ns	C <sub>L</sub> = 5.0 pF

## AC SETUP REQUIREMENTS (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0 V)

Symbol	Parameter	Limits				Unit
		LS373		LS374		
		Min	Max	Min	Max	
t <sub>w</sub>	Clock Pulse Width	15		15		ns
t <sub>s</sub>	Setup Time	5.0		20		ns
t <sub>h</sub>	Hold Time	20		0		ns

## DEFINITION OF TERMS

**SETUP TIME (t<sub>s</sub>)** — is defined as the minimum time required for the correct logic level to be present at the logic input prior to LE transition from HIGH-to-LOW in order to be recognized and transferred to the outputs.

**HOLD TIME (t<sub>h</sub>)** — is defined as the minimum time following the LE transition from HIGH-to-LOW that the logic level must be maintained at the input in order to ensure continued recognition.

## SN74LS373

### AC WAVEFORMS




Figure 1.




Figure 2.





Figure 3.

# SN74LS373, SN74LS374

## SN74LS374

### AC LOAD CIRCUIT



\* Includes Jig and Probe Capacitance.

### SWITCH POSITIONS

SYMBOL	SW1	SW2
$t_{PZH}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PLZ}$	Closed	Closed
$t_{PHZ}$	Closed	Closed

Figure 8.

### DEVICE ORDERING INFORMATION

Device Order Number	Package Type	Tape and Reel Size
SN74LS373N	PDIP-20	1440 Units/Box
SN74LS373DW	SOIC-WIDE	38 Units/Rail
SN74LS373DWR2	SOIC-WIDE	2500/Tape and Reel
SN74LS373M	SOEIAJ-20	See Note 2
SN74LS373MEL	SOEIAJ-20	See Note 2
SN74LS374N	PDIP-20	1440 Units/Box
SN74LS374DW	SOIC-WIDE	38 Units/Rail
SN74LS374DWR2	SOIC-WIDE	2500/Tape and Reel
SN74LS374M	SOEIAJ-20	See Note 2
SN74LS374MEL	SOEIAJ-20	See Note 2

2. For ordering information on the EIAJ version of the SOIC package, please contact your local ON Semiconductor representative.