

**General Purpose NPN Transistor Array**

The CA3086 consists of five general-purpose silicon NPN transistors on a common monolithic substrate. Two of the transistors are internally connected to form a differentially connected pair.

The transistors of the CA3086 are well suited to a wide variety of applications in low-power systems at frequencies from DC to 120MHz. They may be used as discrete transistors in conventional circuits. However, they also provide the very significant inherent advantages unique to integrated circuits, such as compactness, ease of physical handling and thermal matching.

**Ordering Information**


PART NUMBER (BRAND)	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
CA3086	-55 to 125	14 Ld PDIP	E14.3
CA3086M96 (3086)	-55 to 125	14 Ld SOIC Tape and Reel	M14.15

**Applications**

- Power Applications from DC to 120MHz
- General-Purpose Use in Signal Processing Systems Operating in the DC to 190MHz Range
- Temperature Compensated Amplifiers
- See Application Note, AN5296 “Application of the CA3018 Integrated-Circuit Transistor Array” for Suggested Applications

**Pinout**

**CA3086 (PDIP, SOIC)  
TOP VIEW**



**Absolute Maximum Ratings**

The following ratings apply for each transistor in the device:

Collector-to-Emitter Voltage, $V_{CEO}$ .....	15V
Collector-to-Base Voltage, $V_{CBO}$ .....	20V
Collector-to-Substrate Voltage, $V_{CIO}$ (Note 1) .....	20V
Emitter-to-Base Voltage, $V_{EBO}$ .....	5V
Collector Current, $I_C$ .....	50mA

**Operating Conditions**

Temperature Range .....

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

**NOTES:**

1. The collector of each transistor in the CA3086 is isolated from the substrate by an integral diode. The substrate (Terminal 13) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action. To avoid undesirable coupling between transistors, the substrate (Terminal 13) should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.
2.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

**Thermal Information**

Thermal Resistance (Typical, Note 2)	$\theta_{JA}$ (°C/W)	$\theta_{JC}$ (°C/W)
PDIP Package .....	110	N/A
SOIC Package .....	130	N/A
Maximum Power Dissipation (Any one transistor) .....	300mW	
Maximum Junction Temperature (Plastic Package) .....	150°C	
Maximum Storage Temperature Range .....	-65°C to 150°C	
Maximum Lead Temperature (Soldering 10s) .....	300°C	
(SOIC - Lead Tips Only)		

**Electrical Specifications**  $T_A = 25^\circ\text{C}$ , For Equipment Design

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Collector-to-Base Breakdown Voltage	$V_{(BR)CBO}$	$I_C = 10\mu\text{A}$ , $I_E = 0$	20	60	-	V
Collector-to-Emitter Breakdown Voltage	$V_{(BR)CEO}$	$I_C = 1\text{mA}$ , $I_B = 0$	15	24	-	V
Collector-to-Substrate Breakdown Voltage	$V_{(BR)CIO}$	$I_C = 10\mu\text{A}$ , $I_{CI} = 0$	20	60	-	V
Emitter-to-Base Breakdown Voltage	$V_{(BR)EBO}$	$I_E = 10\mu\text{A}$ , $I_C = 0$	5	7	-	V
Collector-Cutoff Current (Figure 1)	$I_{CBO}$	$V_{CB} = 10\text{V}$ , $I_E = 0$ ,	-	0.002	100	nA
Collector-Cutoff Current (Figure 2)	$I_{CEO}$	$V_{CE} = 10\text{V}$ , $I_B = 0$ ,	-	(Figure 2)	5	$\mu\text{A}$
DC Forward-Current Transfer Ratio (Figure 3)	$h_{FE}$	$V_{CE} = 3\text{V}$ , $I_C = 1\text{mA}$	40	100	-	

**Electrical Specifications**  $T_A = 25^\circ\text{C}$ , Typical Values Intended Only for Design Guidance

PARAMETER	SYMBOL	TEST CONDITIONS	TYPICAL VALUES	UNITS
DC Forward-Current Transfer Ratio (Figure 3)	$h_{FE}$	$V_{CE} = 3\text{V}$	$I_C = 10\text{mA}$	100
			$I_C = 10\mu\text{A}$	54
Base-to-Emitter Voltage (Figure 4)	$V_{BE}$	$V_{CE} = 3\text{V}$	$I_E = 1\text{mA}$	0.715
			$I_E = 10\text{mA}$	0.800
$V_{BE}$ Temperature Coefficient (Figure 5)	$\Delta V_{BE}/\Delta T$	$V_{CE} = 3\text{V}$ , $I_C = 1\text{mA}$	-1.9	mV/°C
Collector-to-Emitter Saturation Voltage	$V_{CE SAT}$	$I_B = 1\text{mA}$ , $I_C = 10\text{mA}$	0.23	V
Noise Figure (Low Frequency)	NF	$f = 1\text{kHz}$ , $V_{CE} = 3\text{V}$ , $I_C = 100\mu\text{A}$ , $R_S = 1\text{k}\Omega$	3.25	dB