



1. Description

The KNX6450A-Channel enhancement mode silicon gate power MOSFET is designed for high voltage, high speed power switching applications such as high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology

2. Features

- n ROHS Compliant
- n $R_{DS(ON),typ.}=0.40\ \Omega @V_{GS}=10V$
- n Low Gate Charge Minimize Switching Loss
- n Fast Recovery Body Diode

3. Pin configuration



Pin	Function
1	Gate
2	Drain
3	Source
4	Drain

4. Ordering Information

Part Number	Package	Brand
KNF6450A	TO-220F	KIA
KNP6450A	TO-220	KIA

5. Absolute maximum ratings

TC=25°C unless otherwise specified

Parameter	Symbol	Ratings		Unit
		TO220	TO22F	
Drain-to-Source Voltage	V _{DSS}	500		V
Gate-to-Source Voltage	V _{GSS}	±30		
Continuous Drain Current	I _D	13		A
Pulsed Drain Current at VGS=10V	I _{DM}	52		
Single Pulse Avalanche Energy	E _{AS}	900		mJ
Power Dissipation	P _D	195	48	W
Derating Factor above 25°C		1.56	0.38	W/ °C
Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	T _L T _{PAK}	300 260		°C
Operating and StorageTemperatureRange	T _J & T _{STG}	-55 to 150		

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

6. Thermal characteristics

Parameter	Symbol	Ratings		Units
		TO220	TO220F	
Thermal resistance, junction-ambient	$R_{\theta JA}$	62	100	°C/W
Thermal resistance, Junction-case	$R_{\theta JC}$	0.64	2.6	

7. Electrical characteristics

(T_J=25°C, unless otherwise notes)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Off characteristics						
Drain-source breakdown voltage	BV _{DSS}	V _{GS} =0V,I _D =250μA	500	-	-	V
Drain-to-source Leakage Current	I _{DSS}	V _{DS} =500V ,V _{GS} =0V	-	-	1	μA
		V _{DS} =400V , V _{GS} =0V T _C =125°C,	-	-	10	μA
Gate-body leakage current	I _{GSS}	V _{GS} =30V,V _{DS} =0V	-	-	+100	nA
		V _{GS} =-30V,V _{DS} =0V	-	-	-100	nA
On characteristics						
Static drain-source on-resistance	R _{DS(on)}	V _{GS} =10V,I _D =6.5A	-	0.4	0.48	Ω
Gate threshold voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	2.0	-	4.0	V
Forward Transconductance	g _{fs}	V _{DS} =30V,I _D =13A	-	15	-	S
Dynamic characteristics						
Input capacitance	C _{iss}	V _{DS} =25V,V _{GS} =0V, f=1MHz	-	2149	-	pF
Output capacitance	C _{oss}		-	211	-	pF
Reverse transfer capacitance	C _{rss}		-	23	-	pF
Total gate charge						
Turn-on delay time	t _{d(on)}	V _{DD} =250V,I _D =13.0A, V _{GS} =10V,R _G =6.1Ω	-	15	-	ns
Rise time	t _r		-	24	-	ns
Turn-off delay time	t _{d(off)}		-	46	-	ns
Fall time	t _f		-	34	-	ns
Total gate charge	Q _g	V _{DS} =250V,I _D =13.0A , V _{GS} =0 to10V	-	44	-	nC
Gate-source charge	Q _{gs}		-	10	-	nC
Gate-drain charge	Q _{gd}		-	17	-	nC
Drain-source diode characteristics						
Drain-source diode forward voltage	V _{SD}	V _{GS} =0V,I _S =13.0A	-	-	1.5	V
Continuous drain-source current ^[2]	I _{SD}	Integral pn-diode In MOSFET	-	-	13	A
Pulsed drain-source current ^[2]	I _{SM}		-	-	52	A
Reverse recovery time	t _{rr}	V _{GS} =0V,I _F =13.0A	-	498	-	ns
Reverse recovery charge	Q _{rr}	dl _{SD} /dt=100A/μs	-	4.0	-	μC

Note: [1] T_J=+25 °C to +150 °C

[2] Pulse width≤380μs; duty cycle≤2%.

8. Typical Characteristics




Figure 2. Maximum Power Dissipation vs Case Temperature




Figure 3. Maximum Continuous Drain Current vs Case Temperature




Figure 4. Typical Output Characteristics




Figure 5. Typical Drain-to-Source ON Resistance vs Gate Voltage and Drain Current




Figure 6. Maximum Peak Current Capability




Figure 7. Typical Transfer Characteristics




Figure 8. Unclamped Inductive Switching Capability




Figure 9. Typical Drain-to-Source ON Resistance vs Drain Current




Figure 10. Typical Drain-to-Source ON Resistance vs Junction Temperature




Figure 11. Typical Breakdown Voltage vs Junction Temperature




Figure 12. Typical Threshold Voltage vs Junction Temperature




Figure 13. Maximum Forward Bias Safe Operating Area




Figure 14. Typical Capacitance vs Drain-to-Source Voltage




Figure 15. Typical Gate Charge vs Gate-to-Source Voltage





Figure 16. Typical Body Diode Transfer Characteristics






Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3.1 Gate Charge Test Circuit




Fig. 3.2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms